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Abstract
The deﬁnition of an eﬃcient scheduling policy is an important, diﬃcult and open design problem
for the implementation of applications based on dynamic dataﬂow programs for which optimal
closed-form solutions do not exist. This paper describes an approach based on the study of
the execution of a dynamic dataﬂow program on a target architecture with diﬀerent scheduling
policies. The method is based on a representation of the execution of a dataﬂow program with
the associated dependencies, and on the cost of using scheduling policy, expressed as a number
of conditions that need to be veriﬁed to have a successful execution within each partition. The
relation between the potential gain of the overall execution satisfying intrinsic data dependencies
and the runtime cost of ﬁnding an admissible schedule is a key issue to ﬁnd close-to-optimal
solutions for the scheduling problem of dynamic dataﬂow applications.
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1 Introduction
In the last years, there has been a renewed interest in the ﬁeld of dataﬂow programming. This
fact has been originated by the limitation of the frequency increases of deep submicron CMOS
silicon technology which has directed the evolution of processing platforms into concurrent sys-
tems composed of homogeneous or heterogeneous arrays of processors. The emergence of these
new many/multi-core architectures poses some new problems and challenges for developing ef-
ﬁcient application designs on them. Dataﬂow programming, in its various diﬀerent models of
computation (MoCs), possesses nice properties that can be used to eﬃciently solve the new
system implementation challenges consisting, essentially, in the portability of applications by
themselves and in the portability of parallelism of application design [3, 6, 9, 10]. A dataﬂow
program is deﬁned as a directed graph in which each node represents a computational kernel,
called actor, and each edge a ﬁrst-in ﬁrst-out (FIFO) lossless queue, called buﬀer. The com-
munication between actors is permitted only by the exchange of atomic data packets (called
tokens), by means of the interconnected buﬀers. Starting from this high-level and platform-
independent representation, a software and/or hardware speciﬁc implementation of the design
is then generated. However, the eﬀectiveness of this process can greatly beneﬁt from an ac-
curate evaluation and exploration of diﬀerent design alternatives (or design points) aiming at
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satisfying general and/or design speciﬁc objectives and constraints (e.g. data throughput, en-
ergy consumption or any other implementation related optimizations). This process is known
in literature as design space exploration (DSE). The objective of DSE in the case of many-core
and multi-core platforms is to compute: (a) how the application is partitioned (i.e., the map-
ping of actors to the available processing units), (b) which scheduling policy is assigned to each
partition (i.e., what is the execution order of actors contained in the same partition), (c) how
the buﬀers are dimensioned (i.e., what is the maximum number of tokens that can be stored).
The problem is that the number of design points that need to be explored can rapidly explode in
size even for very simple design instances. In fact, it can be shown that the three conﬁgurations
mentioned above constitute NP-complete problems even taking each of them separately [3, 8].
In literature, a wide variety of DSE methodologies have been studied for the restricted
classes of static (SDF) and cyclo-static (CSDF) dataﬂow programs [15]. For such classes of
MoCs it is possible to analyze and optimize the design space at compile-time. However, both
these classes have the disadvantage that the MoC expressiveness is very limited and most of in-
teresting and useful applications (e.g., video codecs, packet switching networks algorithms, . . . )
cannot be eﬃciently and completely implemented by them. In these cases, the more expres-
sive, but more hardly analyzable, dynamic dataﬂow programs (DDF) [2] are generally adopted.
Diﬀerent approaches need to be used for exploring the design space of DDF programs. The
approaches based on the analysis of the execution trace [4, 6] which rely on a graph-structured
data representations of DDF program executions have demonstrated their eﬀectiveness for pro-
viding high quality solutions to partitioning and buﬀer dimensioning problems [5, 12]. The
work developed in this paper aiming at searching for eﬃcient scheduling policies, a problem
which remains open for DDF designs, is also based on the same execution representation. The
main idea is to deﬁne a systematic approach to model diﬀerent scheduling policies by computing
speciﬁc metrics that are used by DSE optimization algorithms.
2 Modeling
This section brieﬂy describes the models used for the analysis of DDF programs. They include
a model of a platform-independent program execution, a model of the target architecture, a
performance estimation module and its underlying partition scheduler model.
2.1 Program execution
The model relies on the abstract representation of a program execution expressed as a directed,
acyclic Execution Trace Graph - ETG. The ETG consists of a collection of atomic executions
(ﬁrings) and the dependencies of various types imposing the precedence order between the
ﬁrings. It is generated by a set of input stimuli which is suﬃciently large and statistically
meaningful in order to capture the whole dynamic behaviour of an application program. A
detailed description of the properties of an ETG is given in Chapter 5 of [4].
2.2 Performance estimation
The simulation of a program execution is performed by a estimation module which is built
upon a discrete event system speciﬁcation formalism (DEVS) [14]. The ETG, whose ﬁrings are
considered as events in the system, is weighted according to the target architecture model and
proﬁling weights obtained by performing the measurements of a program on the target platform.
The components of the module include the models of actors, buﬀers and their partitions, which
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correspond to a physical assignment of the actors and buﬀers to the elements of the platform
(i.e., diﬀerent processing units). The focus of this work is concentrated on the model of a
processing unit (actor partition) and its scheduler.
2.3 Partition scheduler
Given a partitioning conﬁguration (i.e., a static assignment of each actor to a processing unit),
each partition model contains a list of its members (actors), whereas each member contains
its own list of ﬁrings, extracted directly from the ETG. The relative order of execution for
the ﬁrings of each actor is determined by the order of appearance in the ETG. Furthermore,
an eligibility of a ﬁring to be executed is subject to the satisfaction of ﬁring conditions: (1)
input: if all necessary tokens are already available, and (2) output: if there is space available
in all outgoing buﬀers. Since, in general, only one actor can be executed at a time, if multiple
actors in a partition have executable ﬁrings (with both, input and output conditions satisﬁed),
the partition must make a choice of an actor to execute. This choice is made by the scheduler
according to its internal scheduling policy. The scheduling policy deﬁnes a set of rules basing
on which the actors are (dynamically) chosen. The supported policies include: Non-Preemptive
(NP), Round Robin (RR), and four diﬀerent policies developed by the authors with the attempt
of minimizing the execution time, described and discussed in detail in [13]. Depending on the
policy, the scheduler can either search for the ﬁrst executable actor on the list or iterate over
the list in order to ﬁnd the most convenient one (i.e., according to the given priorities). An
important logging function inside the scheduler model keeps track on the number of conditions
that are checked inside each partition between the two consecutive successful ﬁrings. It monitors
also the cases where one or more conditions are not satisﬁed (failed).
3 Experimental results
The experimental results reported in this section have been obtained in two phases. In the ﬁrst
one, the execution times simulated by the performance estimation module have been compared
with the real values of execution times obtained on the platform. The level of accuracy of the
results for diﬀerent scheduling policies lead to an observation of a scheduling cost not considered
in the performance estimation module. Then, in the second phase, the partition scheduler model
described earlier has been employed to provide an estimation of such cost.
The experiments were performed with an MPEG-4 SP video decoder [7] consisting of 17
actors. The used input stimulus lead to an ETG consisting of about 1 million of ﬁrings and over
9 millions of dependencies. The target architecture was an array of (1 to 5) Transport Triggered
Architecture processors [1]. The processing platform presents some interesting properties, such
as cacheless construction which yields a deterministic proﬁling of the execution times. For the
high accuracy of the performance estimation stage, already conﬁrmed in previous experiments
and reported in [11], the eﬀect of the scheduling stage on the platform execution could be
properly analysed and evaluated.
The experiments addressed the two, mentioned earlier, scheduling policies: NP and RR
applied to a set of partitioning conﬁgurations generated with the attempt of balancing the
workload between the partitions. The real execution times measured on a TTA platform using
a cycle-accurate simulator [16] were compared with the simulated values generated by the
performance estimation module (PE). Tables 1 and 2 present the normalized numbers of clock
cycles obtained in both cases. A positive values of diﬀerence (expressed in %) indicates that
the real value is larger than the estimated value. For each scheduling policy, the numbers of
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checked and failed conditions (as described in Section 2.3) were counted and the normalized
values are presented in Tables 3 and 4.
Table 1: Execution times NP
Proc. TTA [clk] PE [clk] diﬀ [%]
1 19.04 19.01 0.15
2 10.27 10.67 -3.81
3 8.15 8.36 -2.52
4 6.40 7.00 -9.37
5 5.12 6.05 -18.22
Table 2: Execution times RR
Proc. TTA [clk] PE [clk] diﬀ [%]
1 21.31 19.01 10.81
2 10.64 9.57 10.10
3 8.18 6.69 18.23
4 6.39 5.33 16.65
5 4.42 4.53 -2.45















It can be observed that for the RR policy the simulation discrepancy is much higher than
for the NP (11.65% vs 6.82% considering the average absolute value). Furthermore, for the
estimated values the RR is always better than the NP. It is, however, not reﬂected in the real
values, where for 1 - 3 processors it is the NP that provides with shorter execution times. As
a result, using the RR instead of the NP is only beneﬁcial for the case of 4 and 5 processors.
The gain is, however, much smaller than expected according to the simulation. For instance,
for the case of 5 processors, the RR is 25% faster than the NP, while according to the platform
execution it is only 14%. Hence, since the partition scheduler does not model the scheduler
cost, it can be concluded that for the NP this cost is rather negligible, while for the RR it
cannot be considered negligible.
It corresponds well with the statistics provided on the numbers of checked and failed con-
ditions, because in all cases the RR policy is characterized with bigger values than the NP. In
some cases the diﬀerence is quite large, for instance, for the mono-core conﬁguration the frac-
tion of failed conditions for RR is almost 3000 larger than for the NP. Averaging the values, it
can be concluded that one successful ﬁring with the RR requires checking 61% more conditions
than NP.
These observations lead to interesting considerations of extensions and improvements. The
opportunities of measuring and modeling the scheduling cost should be investigated. It can be
performed only as a matter of approximation, since the real cost might be subject to multiple
factors, such as the level of dynamism inside the actors in a certain partition, their complexity
(i.e., the numbers of input/output conditions) or even their order of appearance. Neverthe-
less, the scheduling cost could be modeled as a function of checked/failed conditions, where
each check/failure is assigned with a certain value. Furthermore, since the results conﬁrm
that an appropriate choice of the scheduling policy can provide not negligible performance im-
provements, further studies on the development of more sophisticated scheduling policies seem
promising. Minimizing the numbers of conditions checked/failed, as provided by the simulation,
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could be taken as an indicative optimization criterion. Finally, an extensive study of a dynamic
dataﬂow execution should be performed in order to establish if it is possible to reduce the cost
of condition checking at every execution by identifying static regions in the ETG.
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